Skip to content
GitLab
Explore
Sign in
Tyler Anderson
CS552 Project Group 8
Issues
#20
Implement Exception Handling
Specifications
IllegalOp or SIIC triger exception
Add EPC register
Save current PC in EPC register
Jump to address 0x2
Load 0xBADD to R7
Implement RTI instruction to return to the EPC